(pcb "C:\Users\kremlin\kicad\projects\bbb-bort\bbb-bort.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.1)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  135420 -64287.4  153200 -64287.4  153200 -49682.4  169075 -49682.4
            169075 -116357  168995 -117779  168757 -119183  168362 -120552
            167817 -121868  167128 -123114  166304 -124276  165355 -125338
            164293 -126287  163132 -127111  161885 -127800  160570 -128345
            159201 -128739  157797 -128978  156375 -129057  127165 -129057
            125743 -128978  124339 -128739  122971 -128345  121655 -127800
            120408 -127111  119247 -126287  118185 -125338  117236 -124276
            116412 -123114  115723 -121868  115178 -120552  114784 -119183
            114545 -117779  114465 -116357  114465 -49047.4  114543 -48054
            114776 -47085.1  115157 -46164.6  115678 -45315  116325 -44557.3
            117083 -43910.1  117932 -43389.5  118853 -43008.2  119822 -42775.6
            120815 -42697.4  135420 -42697.4  135420 -64287.4)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Socket_BeagleBone_Black:Socket_BeagleBone_Black
      (place P8 164630 -62382.4 front 0 (PN BeagleBone_Black_Header))
      (place P9 116370 -62382.4 front 0 (PN BeagleBone_Black_Header))
    )
    (component "DIP254P762X508-16N:DIP254P762X508-16N"
      (place U1 187535 -61517.5 front 0 (PN 4504))
      (place U2 196825 -61517.5 front 0 (PN 4504))
    )
    (component "SN74HC166N:DIP254P762X508-16"
      (place U3 206115 -61517.5 front 0 (PN 74166))
    )
  )
  (library
    (image Socket_BeagleBone_Black:Socket_BeagleBone_Black
      (outline (path signal 150  -1550 1550  -1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  3810 -57150  -1270 -57150))
      (outline (path signal 150  -1270 -57150  -1270 -1270))
      (outline (path signal 150  3810 -57150  3810 1270))
      (outline (path signal 50  -1750 -57650  4300 -57650))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  4300 1750  4300 -57650))
      (outline (path signal 50  -1750 1750  -1750 -57650))
      (pin Oval[A]Pad_1727.2x1727.2_um 46 2540 -55880)
      (pin Oval[A]Pad_1727.2x1727.2_um 45 0 -55880)
      (pin Oval[A]Pad_1727.2x1727.2_um 44 2540 -53340)
      (pin Oval[A]Pad_1727.2x1727.2_um 43 0 -53340)
      (pin Oval[A]Pad_1727.2x1727.2_um 42 2540 -50800)
      (pin Oval[A]Pad_1727.2x1727.2_um 41 0 -50800)
      (pin Oval[A]Pad_1727.2x1727.2_um 40 2540 -48260)
      (pin Oval[A]Pad_1727.2x1727.2_um 39 0 -48260)
      (pin Oval[A]Pad_1727.2x1727.2_um 38 2540 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 37 0 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 2540 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 0 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
    )
    (image "DIP254P762X508-16N:DIP254P762X508-16N"
      (outline (path signal 0  -7112 18745.2  -7112 -965.2))
      (outline (path signal 0  -4114.8 18745.2  -7112 18745.2))
      (outline (path signal 0  -3505.2 18745.2  -4114.8 18745.2))
      (outline (path signal 0  -508 18745.2  -3505.2 18745.2))
      (outline (path signal 0  -508 -965.2  -508 18745.2))
      (outline (path signal 0  -7112 -965.2  -508 -965.2))
      (outline (path signal 0  558.8 18338.8  -508 18338.8))
      (outline (path signal 0  558.8 17221.2  558.8 18338.8))
      (outline (path signal 0  -508 17221.2  558.8 17221.2))
      (outline (path signal 0  -508 18338.8  -508 17221.2))
      (outline (path signal 0  558.8 15798.8  -508 15798.8))
      (outline (path signal 0  558.8 14681.2  558.8 15798.8))
      (outline (path signal 0  -508 14681.2  558.8 14681.2))
      (outline (path signal 0  -508 15798.8  -508 14681.2))
      (outline (path signal 0  558.8 13258.8  -508 13258.8))
      (outline (path signal 0  558.8 12141.2  558.8 13258.8))
      (outline (path signal 0  -508 12141.2  558.8 12141.2))
      (outline (path signal 0  -508 13258.8  -508 12141.2))
      (outline (path signal 0  558.8 10718.8  -508 10718.8))
      (outline (path signal 0  558.8 9601.2  558.8 10718.8))
      (outline (path signal 0  -508 9601.2  558.8 9601.2))
      (outline (path signal 0  -508 10718.8  -508 9601.2))
      (outline (path signal 0  558.8 8178.8  -508 8178.8))
      (outline (path signal 0  558.8 7061.2  558.8 8178.8))
      (outline (path signal 0  -508 7061.2  558.8 7061.2))
      (outline (path signal 0  -508 8178.8  -508 7061.2))
      (outline (path signal 0  558.8 5638.8  -508 5638.8))
      (outline (path signal 0  558.8 4521.2  558.8 5638.8))
      (outline (path signal 0  -508 4521.2  558.8 4521.2))
      (outline (path signal 0  -508 5638.8  -508 4521.2))
      (outline (path signal 0  558.8 3098.8  -508 3098.8))
      (outline (path signal 0  558.8 1981.2  558.8 3098.8))
      (outline (path signal 0  -508 1981.2  558.8 1981.2))
      (outline (path signal 0  -508 3098.8  -508 1981.2))
      (outline (path signal 0  558.8 558.8  -508 558.8))
      (outline (path signal 0  558.8 -558.8  558.8 558.8))
      (outline (path signal 0  -508 -558.8  558.8 -558.8))
      (outline (path signal 0  -508 558.8  -508 -558.8))
      (outline (path signal 0  -8178.8 -558.8  -7112 -558.8))
      (outline (path signal 0  -8178.8 558.8  -8178.8 -558.8))
      (outline (path signal 0  -7112 558.8  -8178.8 558.8))
      (outline (path signal 0  -7112 -558.8  -7112 558.8))
      (outline (path signal 0  -8178.8 1981.2  -7112 1981.2))
      (outline (path signal 0  -8178.8 3098.8  -8178.8 1981.2))
      (outline (path signal 0  -7112 3098.8  -8178.8 3098.8))
      (outline (path signal 0  -7112 1981.2  -7112 3098.8))
      (outline (path signal 0  -8178.8 4521.2  -7112 4521.2))
      (outline (path signal 0  -8178.8 5638.8  -8178.8 4521.2))
      (outline (path signal 0  -7112 5638.8  -8178.8 5638.8))
      (outline (path signal 0  -7112 4521.2  -7112 5638.8))
      (outline (path signal 0  -8178.8 7061.2  -7112 7061.2))
      (outline (path signal 0  -8178.8 8178.8  -8178.8 7061.2))
      (outline (path signal 0  -7112 8178.8  -8178.8 8178.8))
      (outline (path signal 0  -7112 7061.2  -7112 8178.8))
      (outline (path signal 0  -8178.8 9601.2  -7112 9601.2))
      (outline (path signal 0  -8178.8 10718.8  -8178.8 9601.2))
      (outline (path signal 0  -7112 10718.8  -8178.8 10718.8))
      (outline (path signal 0  -7112 9601.2  -7112 10718.8))
      (outline (path signal 0  -8178.8 12141.2  -7112 12141.2))
      (outline (path signal 0  -8178.8 13258.8  -8178.8 12141.2))
      (outline (path signal 0  -7112 13258.8  -8178.8 13258.8))
      (outline (path signal 0  -7112 12141.2  -7112 13258.8))
      (outline (path signal 0  -8178.8 14681.2  -7112 14681.2))
      (outline (path signal 0  -8178.8 15798.8  -8178.8 14681.2))
      (outline (path signal 0  -7112 15798.8  -8178.8 15798.8))
      (outline (path signal 0  -7112 14681.2  -7112 15798.8))
      (outline (path signal 0  -8178.8 17221.2  -7112 17221.2))
      (outline (path signal 0  -8178.8 18338.8  -8178.8 17221.2))
      (outline (path signal 0  -7112 18338.8  -8178.8 18338.8))
      (outline (path signal 0  -7112 17221.2  -7112 18338.8))
      (outline (path signal 152.4  -4114.8 18745.2  -6299.2 18745.2))
      (outline (path signal 152.4  -3505.2 18745.2  -4114.8 18745.2))
      (outline (path signal 152.4  -889 18745.2  -3505.2 18745.2))
      (outline (path signal 152.4  -6731 -965.2  -889 -965.2))
      (pin Round[A]Pad_1676.4_um 16 0 17780)
      (pin Round[A]Pad_1676.4_um 15 0 15240)
      (pin Round[A]Pad_1676.4_um 14 0 12700)
      (pin Round[A]Pad_1676.4_um 13 0 10160)
      (pin Round[A]Pad_1676.4_um 12 0 7620)
      (pin Round[A]Pad_1676.4_um 11 0 5080)
      (pin Round[A]Pad_1676.4_um 10 0 2540)
      (pin Round[A]Pad_1676.4_um 9 0 0)
      (pin Round[A]Pad_1676.4_um 8 -7620 0)
      (pin Round[A]Pad_1676.4_um 7 -7620 2540)
      (pin Round[A]Pad_1676.4_um 6 -7620 5080)
      (pin Round[A]Pad_1676.4_um 5 -7620 7620)
      (pin Round[A]Pad_1676.4_um 4 -7620 10160)
      (pin Round[A]Pad_1676.4_um 3 -7620 12700)
      (pin Round[A]Pad_1676.4_um 2 -7620 15240)
      (pin Rect[A]Pad_1676.4x1676.4_um 1 -7620 17780)
    )
    (image "SN74HC166N:DIP254P762X508-16"
      (outline (path signal 152.4  -7112 18745.2  -7112 -965.2))
      (outline (path signal 152.4  -4114.8 18745.2  -7112 18745.2))
      (outline (path signal 152.4  -3505.2 18745.2  -4114.8 18745.2))
      (outline (path signal 152.4  -508 18745.2  -3505.2 18745.2))
      (outline (path signal 152.4  -508 -965.2  -508 18745.2))
      (outline (path signal 152.4  -7112 -965.2  -508 -965.2))
      (outline (path signal 152.4  558.8 18338.8  -508 18338.8))
      (outline (path signal 152.4  558.8 17221.2  558.8 18338.8))
      (outline (path signal 152.4  -508 17221.2  558.8 17221.2))
      (outline (path signal 152.4  -508 18338.8  -508 17221.2))
      (outline (path signal 152.4  558.8 15798.8  -508 15798.8))
      (outline (path signal 152.4  558.8 14681.2  558.8 15798.8))
      (outline (path signal 152.4  -508 14681.2  558.8 14681.2))
      (outline (path signal 152.4  -508 15798.8  -508 14681.2))
      (outline (path signal 152.4  558.8 13258.8  -508 13258.8))
      (outline (path signal 152.4  558.8 12141.2  558.8 13258.8))
      (outline (path signal 152.4  -508 12141.2  558.8 12141.2))
      (outline (path signal 152.4  -508 13258.8  -508 12141.2))
      (outline (path signal 152.4  558.8 10718.8  -508 10718.8))
      (outline (path signal 152.4  558.8 9601.2  558.8 10718.8))
      (outline (path signal 152.4  -508 9601.2  558.8 9601.2))
      (outline (path signal 152.4  -508 10718.8  -508 9601.2))
      (outline (path signal 152.4  558.8 8178.8  -508 8178.8))
      (outline (path signal 152.4  558.8 7061.2  558.8 8178.8))
      (outline (path signal 152.4  -508 7061.2  558.8 7061.2))
      (outline (path signal 152.4  -508 8178.8  -508 7061.2))
      (outline (path signal 152.4  558.8 5638.8  -508 5638.8))
      (outline (path signal 152.4  558.8 4521.2  558.8 5638.8))
      (outline (path signal 152.4  -508 4521.2  558.8 4521.2))
      (outline (path signal 152.4  -508 5638.8  -508 4521.2))
      (outline (path signal 152.4  558.8 3098.8  -508 3098.8))
      (outline (path signal 152.4  558.8 1981.2  558.8 3098.8))
      (outline (path signal 152.4  -508 1981.2  558.8 1981.2))
      (outline (path signal 152.4  -508 3098.8  -508 1981.2))
      (outline (path signal 152.4  558.8 558.8  -508 558.8))
      (outline (path signal 152.4  558.8 -558.8  558.8 558.8))
      (outline (path signal 152.4  -508 -558.8  558.8 -558.8))
      (outline (path signal 152.4  -508 558.8  -508 -558.8))
      (outline (path signal 152.4  -8178.8 -558.8  -7112 -558.8))
      (outline (path signal 152.4  -8178.8 558.8  -8178.8 -558.8))
      (outline (path signal 152.4  -7112 558.8  -8178.8 558.8))
      (outline (path signal 152.4  -7112 -558.8  -7112 558.8))
      (outline (path signal 152.4  -8178.8 1981.2  -7112 1981.2))
      (outline (path signal 152.4  -8178.8 3098.8  -8178.8 1981.2))
      (outline (path signal 152.4  -7112 3098.8  -8178.8 3098.8))
      (outline (path signal 152.4  -7112 1981.2  -7112 3098.8))
      (outline (path signal 152.4  -8178.8 4521.2  -7112 4521.2))
      (outline (path signal 152.4  -8178.8 5638.8  -8178.8 4521.2))
      (outline (path signal 152.4  -7112 5638.8  -8178.8 5638.8))
      (outline (path signal 152.4  -7112 4521.2  -7112 5638.8))
      (outline (path signal 152.4  -8178.8 7061.2  -7112 7061.2))
      (outline (path signal 152.4  -8178.8 8178.8  -8178.8 7061.2))
      (outline (path signal 152.4  -7112 8178.8  -8178.8 8178.8))
      (outline (path signal 152.4  -7112 7061.2  -7112 8178.8))
      (outline (path signal 152.4  -8178.8 9601.2  -7112 9601.2))
      (outline (path signal 152.4  -8178.8 10718.8  -8178.8 9601.2))
      (outline (path signal 152.4  -7112 10718.8  -8178.8 10718.8))
      (outline (path signal 152.4  -7112 9601.2  -7112 10718.8))
      (outline (path signal 152.4  -8178.8 12141.2  -7112 12141.2))
      (outline (path signal 152.4  -8178.8 13258.8  -8178.8 12141.2))
      (outline (path signal 152.4  -7112 13258.8  -8178.8 13258.8))
      (outline (path signal 152.4  -7112 12141.2  -7112 13258.8))
      (outline (path signal 152.4  -8178.8 14681.2  -7112 14681.2))
      (outline (path signal 152.4  -8178.8 15798.8  -8178.8 14681.2))
      (outline (path signal 152.4  -7112 15798.8  -8178.8 15798.8))
      (outline (path signal 152.4  -7112 14681.2  -7112 15798.8))
      (outline (path signal 152.4  -8178.8 17221.2  -7112 17221.2))
      (outline (path signal 152.4  -8178.8 18338.8  -8178.8 17221.2))
      (outline (path signal 152.4  -7112 18338.8  -8178.8 18338.8))
      (outline (path signal 152.4  -7112 17221.2  -7112 18338.8))
      (outline (path signal 152.4  -4114.8 18745.2  -6299.2 18745.2))
      (outline (path signal 152.4  -3505.2 18745.2  -4114.8 18745.2))
      (outline (path signal 152.4  -889 18745.2  -3505.2 18745.2))
      (outline (path signal 152.4  -6731 -965.2  -889 -965.2))
      (pin Round[A]Pad_1676.4_um 16 0 17780)
      (pin Round[A]Pad_1676.4_um 15 0 15240)
      (pin Round[A]Pad_1676.4_um 14 0 12700)
      (pin Round[A]Pad_1676.4_um 13 0 10160)
      (pin Round[A]Pad_1676.4_um 12 0 7620)
      (pin Round[A]Pad_1676.4_um 11 0 5080)
      (pin Round[A]Pad_1676.4_um 10 0 2540)
      (pin Round[A]Pad_1676.4_um 9 0 0)
      (pin Round[A]Pad_1676.4_um 8 -7620 0)
      (pin Round[A]Pad_1676.4_um 7 -7620 2540)
      (pin Round[A]Pad_1676.4_um 6 -7620 5080)
      (pin Round[A]Pad_1676.4_um 5 -7620 7620)
      (pin Round[A]Pad_1676.4_um 4 -7620 10160)
      (pin Round[A]Pad_1676.4_um 3 -7620 12700)
      (pin Round[A]Pad_1676.4_um 2 -7620 15240)
      (pin Rect[A]Pad_1676.4x1676.4_um 1 -7620 17780)
    )
    (padstack Round[A]Pad_1676.4_um
      (shape (circle F.Cu 1676.4))
      (shape (circle B.Cu 1676.4))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1676.4x1676.4_um
      (shape (rect F.Cu -838.2 -838.2 838.2 838.2))
      (shape (rect B.Cu -838.2 -838.2 838.2 838.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(P8-Pad3)"
      (pins P8-3)
    )
    (net "Net-(P8-Pad6)"
      (pins P8-6)
    )
    (net "Net-(P8-Pad7)"
      (pins P8-7)
    )
    (net "Net-(P8-Pad8)"
      (pins P8-8)
    )
    (net "Net-(P8-Pad9)"
      (pins P8-9)
    )
    (net "Net-(P8-Pad10)"
      (pins P8-10)
    )
    (net "Net-(P8-Pad12)"
      (pins P8-12)
    )
    (net "Net-(P8-Pad13)"
      (pins P8-13)
    )
    (net "Net-(P8-Pad14)"
      (pins P8-14)
    )
    (net "Net-(P8-Pad16)"
      (pins P8-16)
    )
    (net "Net-(P8-Pad18)"
      (pins P8-18)
    )
    (net "Net-(P8-Pad19)"
      (pins P8-19)
    )
    (net "Net-(P8-Pad20)"
      (pins P8-20)
    )
    (net "Net-(P8-Pad21)"
      (pins P8-21)
    )
    (net "Net-(P8-Pad22)"
      (pins P8-22)
    )
    (net "Net-(P8-Pad23)"
      (pins P8-23)
    )
    (net "Net-(P8-Pad24)"
      (pins P8-24)
    )
    (net "Net-(P8-Pad25)"
      (pins P8-25)
    )
    (net "Net-(P8-Pad26)"
      (pins P8-26)
    )
    (net "Net-(P8-Pad27)"
      (pins P8-27)
    )
    (net "Net-(P8-Pad28)"
      (pins P8-28)
    )
    (net "Net-(P8-Pad29)"
      (pins P8-29)
    )
    (net "Net-(P8-Pad30)"
      (pins P8-30)
    )
    (net "Net-(P8-Pad31)"
      (pins P8-31)
    )
    (net "Net-(P8-Pad32)"
      (pins P8-32)
    )
    (net "Net-(P8-Pad33)"
      (pins P8-33)
    )
    (net "Net-(P8-Pad34)"
      (pins P8-34)
    )
    (net "Net-(P8-Pad35)"
      (pins P8-35)
    )
    (net "Net-(P8-Pad36)"
      (pins P8-36)
    )
    (net "Net-(P8-Pad37)"
      (pins P8-37)
    )
    (net "Net-(P8-Pad38)"
      (pins P8-38)
    )
    (net "Net-(P8-Pad39)"
      (pins P8-39)
    )
    (net "Net-(P8-Pad40)"
      (pins P8-40)
    )
    (net "Net-(P8-Pad41)"
      (pins P8-41)
    )
    (net "Net-(P8-Pad42)"
      (pins P8-42)
    )
    (net "Net-(P8-Pad43)"
      (pins P8-43)
    )
    (net "Net-(P8-Pad44)"
      (pins P8-44)
    )
    (net "Net-(P8-Pad45)"
      (pins P8-45)
    )
    (net "Net-(P8-Pad46)"
      (pins P8-46)
    )
    (net "Net-(P9-Pad11)"
      (pins P9-11)
    )
    (net "Net-(P9-Pad12)"
      (pins P9-12)
    )
    (net "Net-(P9-Pad13)"
      (pins P9-13)
    )
    (net "Net-(P9-Pad14)"
      (pins P9-14)
    )
    (net "Net-(P9-Pad15)"
      (pins P9-15)
    )
    (net "Net-(P9-Pad16)"
      (pins P9-16)
    )
    (net "Net-(P9-Pad17)"
      (pins P9-17)
    )
    (net "Net-(P9-Pad18)"
      (pins P9-18)
    )
    (net "Net-(P9-Pad19)"
      (pins P9-19)
    )
    (net "Net-(P9-Pad20)"
      (pins P9-20)
    )
    (net "Net-(P9-Pad21)"
      (pins P9-21)
    )
    (net "Net-(P9-Pad22)"
      (pins P9-22)
    )
    (net "Net-(P9-Pad23)"
      (pins P9-23)
    )
    (net "Net-(P9-Pad24)"
      (pins P9-24)
    )
    (net "Net-(P9-Pad25)"
      (pins P9-25)
    )
    (net "Net-(P9-Pad26)"
      (pins P9-26)
    )
    (net "Net-(P9-Pad27)"
      (pins P9-27)
    )
    (net "Net-(P9-Pad28)"
      (pins P9-28)
    )
    (net "Net-(P9-Pad29)"
      (pins P9-29)
    )
    (net "Net-(P9-Pad30)"
      (pins P9-30)
    )
    (net "Net-(P9-Pad31)"
      (pins P9-31)
    )
    (net "Net-(P9-Pad33)"
      (pins P9-33)
    )
    (net "Net-(P9-Pad35)"
      (pins P9-35)
    )
    (net "Net-(P9-Pad36)"
      (pins P9-36)
    )
    (net "Net-(P9-Pad37)"
      (pins P9-37)
    )
    (net "Net-(P9-Pad38)"
      (pins P9-38)
    )
    (net "Net-(P9-Pad39)"
      (pins P9-39)
    )
    (net "Net-(P9-Pad40)"
      (pins P9-40)
    )
    (net "Net-(P9-Pad41)"
      (pins P9-41)
    )
    (net "Net-(P9-Pad42)"
      (pins P9-42)
    )
    (net GNDD
      (pins P8-2 P8-1 P9-46 P9-45 P9-44 P9-43 P9-2 P9-1 U1-13 U1-8 U2-13 U2-8 U3-8
        U3-1)
    )
    (net +3V3
      (pins P9-4 P9-3 U1-16 U2-1)
    )
    (net +5V
      (pins P9-8 P9-7 P9-6 P9-5 U1-1 U2-16 U3-16)
    )
    (net PWR_BUT
      (pins P9-9)
    )
    (net SYS_RESETN
      (pins P9-10)
    )
    (net VDD_ADC
      (pins P9-32)
    )
    (net GNDA_ADC
      (pins P9-34)
    )
    (net /GPIO1_7_SR_QH
      (pins P8-4 U1-2)
    )
    (net /GPIO1_2_SR_CLKINH
      (pins P8-5 U2-5)
    )
    (net /GPIO1_13_SR_CLK
      (pins P8-11 U2-3)
    )
    (net /GPIO1_15_SR_SHLD
      (pins P8-15 U2-7)
    )
    (net /GPIO0_27_SR_CLR
      (pins P8-17 U2-9)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3 U3-13)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U2-Pad15)"
      (pins U2-15)
    )
    (net "Net-(U2-Pad14)"
      (pins U2-14)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10 U3-9)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6 U3-15)
    )
    (net "Net-(U2-Pad4)"
      (pins U2-4 U3-6)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2 U3-7)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-10)
    )
    (net "Net-(U3-Pad11)"
      (pins U3-11)
    )
    (net "Net-(U3-Pad12)"
      (pins U3-12)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (class kicad_default "" +3V3 +5V /GPIO0_27_SR_CLR /GPIO1_13_SR_CLK /GPIO1_15_SR_SHLD
      /GPIO1_2_SR_CLKINH /GPIO1_7_SR_QH GNDA_ADC GNDD "Net-(P8-Pad10)" "Net-(P8-Pad11)"
      "Net-(P8-Pad12)" "Net-(P8-Pad13)" "Net-(P8-Pad14)" "Net-(P8-Pad15)"
      "Net-(P8-Pad16)" "Net-(P8-Pad17)" "Net-(P8-Pad18)" "Net-(P8-Pad19)"
      "Net-(P8-Pad20)" "Net-(P8-Pad21)" "Net-(P8-Pad22)" "Net-(P8-Pad23)"
      "Net-(P8-Pad24)" "Net-(P8-Pad25)" "Net-(P8-Pad26)" "Net-(P8-Pad27)"
      "Net-(P8-Pad28)" "Net-(P8-Pad29)" "Net-(P8-Pad3)" "Net-(P8-Pad30)" "Net-(P8-Pad31)"
      "Net-(P8-Pad32)" "Net-(P8-Pad33)" "Net-(P8-Pad34)" "Net-(P8-Pad35)"
      "Net-(P8-Pad36)" "Net-(P8-Pad37)" "Net-(P8-Pad38)" "Net-(P8-Pad39)"
      "Net-(P8-Pad4)" "Net-(P8-Pad40)" "Net-(P8-Pad41)" "Net-(P8-Pad42)" "Net-(P8-Pad43)"
      "Net-(P8-Pad44)" "Net-(P8-Pad45)" "Net-(P8-Pad46)" "Net-(P8-Pad5)" "Net-(P8-Pad6)"
      "Net-(P8-Pad7)" "Net-(P8-Pad8)" "Net-(P8-Pad9)" "Net-(P9-Pad11)" "Net-(P9-Pad12)"
      "Net-(P9-Pad13)" "Net-(P9-Pad14)" "Net-(P9-Pad15)" "Net-(P9-Pad16)"
      "Net-(P9-Pad17)" "Net-(P9-Pad18)" "Net-(P9-Pad19)" "Net-(P9-Pad20)"
      "Net-(P9-Pad21)" "Net-(P9-Pad22)" "Net-(P9-Pad23)" "Net-(P9-Pad24)"
      "Net-(P9-Pad25)" "Net-(P9-Pad26)" "Net-(P9-Pad27)" "Net-(P9-Pad28)"
      "Net-(P9-Pad29)" "Net-(P9-Pad30)" "Net-(P9-Pad31)" "Net-(P9-Pad33)"
      "Net-(P9-Pad35)" "Net-(P9-Pad36)" "Net-(P9-Pad37)" "Net-(P9-Pad38)"
      "Net-(P9-Pad39)" "Net-(P9-Pad40)" "Net-(P9-Pad41)" "Net-(P9-Pad42)"
      "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad14)"
      "Net-(U1-Pad15)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)"
      "Net-(U1-Pad7)" "Net-(U1-Pad9)" "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)"
      "Net-(U2-Pad14)" "Net-(U2-Pad15)" "Net-(U2-Pad2)" "Net-(U2-Pad4)" "Net-(U2-Pad6)"
      "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad12)" "Net-(U3-Pad14)"
      "Net-(U3-Pad2)" "Net-(U3-Pad3)" "Net-(U3-Pad4)" "Net-(U3-Pad5)" PWR_BUT
      SYS_5V SYS_RESETN VDD_ADC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)