again
[bort-board.git] / bbb-bort6.dsn
1 (pcb "C:\Users\kremlin\kicad\projects\bbb-bort\bbb-bort6.dsn"
2 (parser
3 (string_quote ")
4 (space_in_quoted_tokens on)
5 (host_cad "KiCad's Pcbnew")
6 (host_version "(5.0.1)-3")
7 )
8 (resolution um 10)
9 (unit um)
10 (structure
11 (layer F.Cu
12 (type signal)
13 (property
14 (index 0)
15 )
16 )
17 (layer In1.Cu
18 (type signal)
19 (property
20 (index 1)
21 )
22 )
23 (layer In2.Cu
24 (type signal)
25 (property
26 (index 2)
27 )
28 )
29 (layer B.Cu
30 (type signal)
31 (property
32 (index 3)
33 )
34 )
35 (boundary
36 (path pcb 0 149390 -176682 32550.1 -176682 32550.1 -28092.4 149390 -28092.4
37 149390 -176682)
38 )
39 (via "Via[0-3]_600:400_um")
40 (rule
41 (width 250)
42 (clearance 200.1)
43 (clearance 200.1 (type default_smd))
44 (clearance 50 (type smd_smd))
45 )
46 )
47 (placement
48 (component Socket_BeagleBone_Black:Socket_BeagleBone_Black
49 (place P8 106210 -91592.4 front 0 (PN BeagleBone_Black_Header))
50 (place P9 57950.1 -91592.4 front 0 (PN BeagleBone_Black_Header))
51 )
52 (component "DIP254P762X508-16N:DIP254P762X508-16N"
53 (place U1 96050.1 -54762.4 front 0 (PN 4504))
54 )
55 (component "DIP254P762X508-16N:DIP254P762X508-16N::1"
56 (place U2 132880 -54762.4 front 0 (PN 4504))
57 )
58 (component "SN74HC166N:DIP254P762X508-16"
59 (place U3 115100 -54762.4 front 0 (PN 74166))
60 )
61 (component "digikey-footprints:PinHeader_2x6_P2.54mm_Vertical_SMD"
62 (place J1 47790.1 -50002.4 front 0 (PN 0015912120))
63 )
64 )
65 (library
66 (image Socket_BeagleBone_Black:Socket_BeagleBone_Black
67 (outline (path signal 150 -1550 1550 -1550 0))
68 (outline (path signal 150 1270 -1270 -1270 -1270))
69 (outline (path signal 150 1270 1270 1270 -1270))
70 (outline (path signal 150 0 1550 -1550 1550))
71 (outline (path signal 150 3810 1270 1270 1270))
72 (outline (path signal 150 3810 -57150 -1270 -57150))
73 (outline (path signal 150 -1270 -57150 -1270 -1270))
74 (outline (path signal 150 3810 -57150 3810 1270))
75 (outline (path signal 50 -1750 -57650 4300 -57650))
76 (outline (path signal 50 -1750 1750 4300 1750))
77 (outline (path signal 50 4300 1750 4300 -57650))
78 (outline (path signal 50 -1750 1750 -1750 -57650))
79 (pin Oval[A]Pad_1727.2x1727.2_um 46 2540 -55880)
80 (pin Oval[A]Pad_1727.2x1727.2_um 45 0 -55880)
81 (pin Oval[A]Pad_1727.2x1727.2_um 44 2540 -53340)
82 (pin Oval[A]Pad_1727.2x1727.2_um 43 0 -53340)
83 (pin Oval[A]Pad_1727.2x1727.2_um 42 2540 -50800)
84 (pin Oval[A]Pad_1727.2x1727.2_um 41 0 -50800)
85 (pin Oval[A]Pad_1727.2x1727.2_um 40 2540 -48260)
86 (pin Oval[A]Pad_1727.2x1727.2_um 39 0 -48260)
87 (pin Oval[A]Pad_1727.2x1727.2_um 38 2540 -45720)
88 (pin Oval[A]Pad_1727.2x1727.2_um 37 0 -45720)
89 (pin Oval[A]Pad_1727.2x1727.2_um 36 2540 -43180)
90 (pin Oval[A]Pad_1727.2x1727.2_um 35 0 -43180)
91 (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
92 (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
93 (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
94 (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
95 (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
96 (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
97 (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
98 (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
99 (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
100 (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
101 (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
102 (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
103 (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
104 (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
105 (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
106 (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
107 (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
108 (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
109 (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
110 (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
111 (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
112 (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
113 (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
114 (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
115 (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
116 (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
117 (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
118 (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
119 (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
120 (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
121 (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
122 (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
123 (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
124 (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
125 )
126 (image "DIP254P762X508-16N:DIP254P762X508-16N"
127 (outline (path signal 152.4 -6731 -965.2 -889 -965.2))
128 (outline (path signal 152.4 -889 18745.2 -3505.2 18745.2))
129 (outline (path signal 152.4 -3505.2 18745.2 -4114.8 18745.2))
130 (outline (path signal 152.4 -4114.8 18745.2 -6299.2 18745.2))
131 (outline (path signal 100 -7112 17221.2 -7112 18338.8))
132 (outline (path signal 100 -7112 18338.8 -8178.8 18338.8))
133 (outline (path signal 100 -8178.8 18338.8 -8178.8 17221.2))
134 (outline (path signal 100 -8178.8 17221.2 -7112 17221.2))
135 (outline (path signal 100 -7112 14681.2 -7112 15798.8))
136 (outline (path signal 100 -7112 15798.8 -8178.8 15798.8))
137 (outline (path signal 100 -8178.8 15798.8 -8178.8 14681.2))
138 (outline (path signal 100 -8178.8 14681.2 -7112 14681.2))
139 (outline (path signal 100 -7112 12141.2 -7112 13258.8))
140 (outline (path signal 100 -7112 13258.8 -8178.8 13258.8))
141 (outline (path signal 100 -8178.8 13258.8 -8178.8 12141.2))
142 (outline (path signal 100 -8178.8 12141.2 -7112 12141.2))
143 (outline (path signal 100 -7112 9601.2 -7112 10718.8))
144 (outline (path signal 100 -7112 10718.8 -8178.8 10718.8))
145 (outline (path signal 100 -8178.8 10718.8 -8178.8 9601.2))
146 (outline (path signal 100 -8178.8 9601.2 -7112 9601.2))
147 (outline (path signal 100 -7112 7061.2 -7112 8178.8))
148 (outline (path signal 100 -7112 8178.8 -8178.8 8178.8))
149 (outline (path signal 100 -8178.8 8178.8 -8178.8 7061.2))
150 (outline (path signal 100 -8178.8 7061.2 -7112 7061.2))
151 (outline (path signal 100 -7112 4521.2 -7112 5638.8))
152 (outline (path signal 100 -7112 5638.8 -8178.8 5638.8))
153 (outline (path signal 100 -8178.8 5638.8 -8178.8 4521.2))
154 (outline (path signal 100 -8178.8 4521.2 -7112 4521.2))
155 (outline (path signal 100 -7112 1981.2 -7112 3098.8))
156 (outline (path signal 100 -7112 3098.8 -8178.8 3098.8))
157 (outline (path signal 100 -8178.8 3098.8 -8178.8 1981.2))
158 (outline (path signal 100 -8178.8 1981.2 -7112 1981.2))
159 (outline (path signal 100 -7112 -558.8 -7112 558.8))
160 (outline (path signal 100 -7112 558.8 -8178.8 558.8))
161 (outline (path signal 100 -8178.8 558.8 -8178.8 -558.8))
162 (outline (path signal 100 -8178.8 -558.8 -7112 -558.8))
163 (outline (path signal 100 -508 558.8 -508 -558.8))
164 (outline (path signal 100 -508 -558.8 558.8 -558.8))
165 (outline (path signal 100 558.8 -558.8 558.8 558.8))
166 (outline (path signal 100 558.8 558.8 -508 558.8))
167 (outline (path signal 100 -508 3098.8 -508 1981.2))
168 (outline (path signal 100 -508 1981.2 558.8 1981.2))
169 (outline (path signal 100 558.8 1981.2 558.8 3098.8))
170 (outline (path signal 100 558.8 3098.8 -508 3098.8))
171 (outline (path signal 100 -508 5638.8 -508 4521.2))
172 (outline (path signal 100 -508 4521.2 558.8 4521.2))
173 (outline (path signal 100 558.8 4521.2 558.8 5638.8))
174 (outline (path signal 100 558.8 5638.8 -508 5638.8))
175 (outline (path signal 100 -508 8178.8 -508 7061.2))
176 (outline (path signal 100 -508 7061.2 558.8 7061.2))
177 (outline (path signal 100 558.8 7061.2 558.8 8178.8))
178 (outline (path signal 100 558.8 8178.8 -508 8178.8))
179 (outline (path signal 100 -508 10718.8 -508 9601.2))
180 (outline (path signal 100 -508 9601.2 558.8 9601.2))
181 (outline (path signal 100 558.8 9601.2 558.8 10718.8))
182 (outline (path signal 100 558.8 10718.8 -508 10718.8))
183 (outline (path signal 100 -508 13258.8 -508 12141.2))
184 (outline (path signal 100 -508 12141.2 558.8 12141.2))
185 (outline (path signal 100 558.8 12141.2 558.8 13258.8))
186 (outline (path signal 100 558.8 13258.8 -508 13258.8))
187 (outline (path signal 100 -508 15798.8 -508 14681.2))
188 (outline (path signal 100 -508 14681.2 558.8 14681.2))
189 (outline (path signal 100 558.8 14681.2 558.8 15798.8))
190 (outline (path signal 100 558.8 15798.8 -508 15798.8))
191 (outline (path signal 100 -508 18338.8 -508 17221.2))
192 (outline (path signal 100 -508 17221.2 558.8 17221.2))
193 (outline (path signal 100 558.8 17221.2 558.8 18338.8))
194 (outline (path signal 100 558.8 18338.8 -508 18338.8))
195 (outline (path signal 100 -7112 -965.2 -508 -965.2))
196 (outline (path signal 100 -508 -965.2 -508 18745.2))
197 (outline (path signal 100 -508 18745.2 -3505.2 18745.2))
198 (outline (path signal 100 -3505.2 18745.2 -4114.8 18745.2))
199 (outline (path signal 100 -4114.8 18745.2 -7112 18745.2))
200 (outline (path signal 100 -7112 18745.2 -7112 -965.2))
201 (pin Rect[A]Pad_1676.4x1676.4_um 1 -7620 17780)
202 (pin Round[A]Pad_1676.4_um 2 -7620 15240)
203 (pin Round[A]Pad_1676.4_um 3 -7620 12700)
204 (pin Round[A]Pad_1676.4_um 4 -7620 10160)
205 (pin Round[A]Pad_1676.4_um 5 -7620 7620)
206 (pin Round[A]Pad_1676.4_um 6 -7620 5080)
207 (pin Round[A]Pad_1676.4_um 7 -7620 2540)
208 (pin Round[A]Pad_1676.4_um 8 -7620 0)
209 (pin Round[A]Pad_1676.4_um 9 0 0)
210 (pin Round[A]Pad_1676.4_um 10 0 2540)
211 (pin Round[A]Pad_1676.4_um 11 0 5080)
212 (pin Round[A]Pad_1676.4_um 12 0 7620)
213 (pin Round[A]Pad_1676.4_um 13 0 10160)
214 (pin Round[A]Pad_1676.4_um 14 0 12700)
215 (pin Round[A]Pad_1676.4_um 15 0 15240)
216 (pin Round[A]Pad_1676.4_um 16 0 17780)
217 )
218 (image "DIP254P762X508-16N:DIP254P762X508-16N::1"
219 (outline (path signal 100 -7112 18745.2 -7112 -965.2))
220 (outline (path signal 100 -4114.8 18745.2 -7112 18745.2))
221 (outline (path signal 100 -3505.2 18745.2 -4114.8 18745.2))
222 (outline (path signal 100 -508 18745.2 -3505.2 18745.2))
223 (outline (path signal 100 -508 -965.2 -508 18745.2))
224 (outline (path signal 100 -7112 -965.2 -508 -965.2))
225 (outline (path signal 100 558.8 18338.8 -508 18338.8))
226 (outline (path signal 100 558.8 17221.2 558.8 18338.8))
227 (outline (path signal 100 -508 17221.2 558.8 17221.2))
228 (outline (path signal 100 -508 18338.8 -508 17221.2))
229 (outline (path signal 100 558.8 15798.8 -508 15798.8))
230 (outline (path signal 100 558.8 14681.2 558.8 15798.8))
231 (outline (path signal 100 -508 14681.2 558.8 14681.2))
232 (outline (path signal 100 -508 15798.8 -508 14681.2))
233 (outline (path signal 100 558.8 13258.8 -508 13258.8))
234 (outline (path signal 100 558.8 12141.2 558.8 13258.8))
235 (outline (path signal 100 -508 12141.2 558.8 12141.2))
236 (outline (path signal 100 -508 13258.8 -508 12141.2))
237 (outline (path signal 100 558.8 10718.8 -508 10718.8))
238 (outline (path signal 100 558.8 9601.2 558.8 10718.8))
239 (outline (path signal 100 -508 9601.2 558.8 9601.2))
240 (outline (path signal 100 -508 10718.8 -508 9601.2))
241 (outline (path signal 100 558.8 8178.8 -508 8178.8))
242 (outline (path signal 100 558.8 7061.2 558.8 8178.8))
243 (outline (path signal 100 -508 7061.2 558.8 7061.2))
244 (outline (path signal 100 -508 8178.8 -508 7061.2))
245 (outline (path signal 100 558.8 5638.8 -508 5638.8))
246 (outline (path signal 100 558.8 4521.2 558.8 5638.8))
247 (outline (path signal 100 -508 4521.2 558.8 4521.2))
248 (outline (path signal 100 -508 5638.8 -508 4521.2))
249 (outline (path signal 100 558.8 3098.8 -508 3098.8))
250 (outline (path signal 100 558.8 1981.2 558.8 3098.8))
251 (outline (path signal 100 -508 1981.2 558.8 1981.2))
252 (outline (path signal 100 -508 3098.8 -508 1981.2))
253 (outline (path signal 100 558.8 558.8 -508 558.8))
254 (outline (path signal 100 558.8 -558.8 558.8 558.8))
255 (outline (path signal 100 -508 -558.8 558.8 -558.8))
256 (outline (path signal 100 -508 558.8 -508 -558.8))
257 (outline (path signal 100 -8178.8 -558.8 -7112 -558.8))
258 (outline (path signal 100 -8178.8 558.8 -8178.8 -558.8))
259 (outline (path signal 100 -7112 558.8 -8178.8 558.8))
260 (outline (path signal 100 -7112 -558.8 -7112 558.8))
261 (outline (path signal 100 -8178.8 1981.2 -7112 1981.2))
262 (outline (path signal 100 -8178.8 3098.8 -8178.8 1981.2))
263 (outline (path signal 100 -7112 3098.8 -8178.8 3098.8))
264 (outline (path signal 100 -7112 1981.2 -7112 3098.8))
265 (outline (path signal 100 -8178.8 4521.2 -7112 4521.2))
266 (outline (path signal 100 -8178.8 5638.8 -8178.8 4521.2))
267 (outline (path signal 100 -7112 5638.8 -8178.8 5638.8))
268 (outline (path signal 100 -7112 4521.2 -7112 5638.8))
269 (outline (path signal 100 -8178.8 7061.2 -7112 7061.2))
270 (outline (path signal 100 -8178.8 8178.8 -8178.8 7061.2))
271 (outline (path signal 100 -7112 8178.8 -8178.8 8178.8))
272 (outline (path signal 100 -7112 7061.2 -7112 8178.8))
273 (outline (path signal 100 -8178.8 9601.2 -7112 9601.2))
274 (outline (path signal 100 -8178.8 10718.8 -8178.8 9601.2))
275 (outline (path signal 100 -7112 10718.8 -8178.8 10718.8))
276 (outline (path signal 100 -7112 9601.2 -7112 10718.8))
277 (outline (path signal 100 -8178.8 12141.2 -7112 12141.2))
278 (outline (path signal 100 -8178.8 13258.8 -8178.8 12141.2))
279 (outline (path signal 100 -7112 13258.8 -8178.8 13258.8))
280 (outline (path signal 100 -7112 12141.2 -7112 13258.8))
281 (outline (path signal 100 -8178.8 14681.2 -7112 14681.2))
282 (outline (path signal 100 -8178.8 15798.8 -8178.8 14681.2))
283 (outline (path signal 100 -7112 15798.8 -8178.8 15798.8))
284 (outline (path signal 100 -7112 14681.2 -7112 15798.8))
285 (outline (path signal 100 -8178.8 17221.2 -7112 17221.2))
286 (outline (path signal 100 -8178.8 18338.8 -8178.8 17221.2))
287 (outline (path signal 100 -7112 18338.8 -8178.8 18338.8))
288 (outline (path signal 100 -7112 17221.2 -7112 18338.8))
289 (outline (path signal 152.4 -4114.8 18745.2 -6299.2 18745.2))
290 (outline (path signal 152.4 -3505.2 18745.2 -4114.8 18745.2))
291 (outline (path signal 152.4 -889 18745.2 -3505.2 18745.2))
292 (outline (path signal 152.4 -6731 -965.2 -889 -965.2))
293 (pin Round[A]Pad_1676.4_um 16 0 17780)
294 (pin Round[A]Pad_1676.4_um 15 0 15240)
295 (pin Round[A]Pad_1676.4_um 14 0 12700)
296 (pin Round[A]Pad_1676.4_um 13 0 10160)
297 (pin Round[A]Pad_1676.4_um 12 0 7620)
298 (pin Round[A]Pad_1676.4_um 11 0 5080)
299 (pin Round[A]Pad_1676.4_um 10 0 2540)
300 (pin Round[A]Pad_1676.4_um 9 0 0)
301 (pin Round[A]Pad_1676.4_um 8 -7620 0)
302 (pin Round[A]Pad_1676.4_um 7 -7620 2540)
303 (pin Round[A]Pad_1676.4_um 6 -7620 5080)
304 (pin Round[A]Pad_1676.4_um 5 -7620 7620)
305 (pin Round[A]Pad_1676.4_um 4 -7620 10160)
306 (pin Round[A]Pad_1676.4_um 3 -7620 12700)
307 (pin Round[A]Pad_1676.4_um 2 -7620 15240)
308 (pin Rect[A]Pad_1676.4x1676.4_um 1 -7620 17780)
309 )
310 (image "SN74HC166N:DIP254P762X508-16"
311 (outline (path signal 152.4 -6731 -965.2 -889 -965.2))
312 (outline (path signal 152.4 -889 18745.2 -3505.2 18745.2))
313 (outline (path signal 152.4 -3505.2 18745.2 -4114.8 18745.2))
314 (outline (path signal 152.4 -4114.8 18745.2 -6299.2 18745.2))
315 (outline (path signal 152.4 -7112 17221.2 -7112 18338.8))
316 (outline (path signal 152.4 -7112 18338.8 -8178.8 18338.8))
317 (outline (path signal 152.4 -8178.8 18338.8 -8178.8 17221.2))
318 (outline (path signal 152.4 -8178.8 17221.2 -7112 17221.2))
319 (outline (path signal 152.4 -7112 14681.2 -7112 15798.8))
320 (outline (path signal 152.4 -7112 15798.8 -8178.8 15798.8))
321 (outline (path signal 152.4 -8178.8 15798.8 -8178.8 14681.2))
322 (outline (path signal 152.4 -8178.8 14681.2 -7112 14681.2))
323 (outline (path signal 152.4 -7112 12141.2 -7112 13258.8))
324 (outline (path signal 152.4 -7112 13258.8 -8178.8 13258.8))
325 (outline (path signal 152.4 -8178.8 13258.8 -8178.8 12141.2))
326 (outline (path signal 152.4 -8178.8 12141.2 -7112 12141.2))
327 (outline (path signal 152.4 -7112 9601.2 -7112 10718.8))
328 (outline (path signal 152.4 -7112 10718.8 -8178.8 10718.8))
329 (outline (path signal 152.4 -8178.8 10718.8 -8178.8 9601.2))
330 (outline (path signal 152.4 -8178.8 9601.2 -7112 9601.2))
331 (outline (path signal 152.4 -7112 7061.2 -7112 8178.8))
332 (outline (path signal 152.4 -7112 8178.8 -8178.8 8178.8))
333 (outline (path signal 152.4 -8178.8 8178.8 -8178.8 7061.2))
334 (outline (path signal 152.4 -8178.8 7061.2 -7112 7061.2))
335 (outline (path signal 152.4 -7112 4521.2 -7112 5638.8))
336 (outline (path signal 152.4 -7112 5638.8 -8178.8 5638.8))
337 (outline (path signal 152.4 -8178.8 5638.8 -8178.8 4521.2))
338 (outline (path signal 152.4 -8178.8 4521.2 -7112 4521.2))
339 (outline (path signal 152.4 -7112 1981.2 -7112 3098.8))
340 (outline (path signal 152.4 -7112 3098.8 -8178.8 3098.8))
341 (outline (path signal 152.4 -8178.8 3098.8 -8178.8 1981.2))
342 (outline (path signal 152.4 -8178.8 1981.2 -7112 1981.2))
343 (outline (path signal 152.4 -7112 -558.8 -7112 558.8))
344 (outline (path signal 152.4 -7112 558.8 -8178.8 558.8))
345 (outline (path signal 152.4 -8178.8 558.8 -8178.8 -558.8))
346 (outline (path signal 152.4 -8178.8 -558.8 -7112 -558.8))
347 (outline (path signal 152.4 -508 558.8 -508 -558.8))
348 (outline (path signal 152.4 -508 -558.8 558.8 -558.8))
349 (outline (path signal 152.4 558.8 -558.8 558.8 558.8))
350 (outline (path signal 152.4 558.8 558.8 -508 558.8))
351 (outline (path signal 152.4 -508 3098.8 -508 1981.2))
352 (outline (path signal 152.4 -508 1981.2 558.8 1981.2))
353 (outline (path signal 152.4 558.8 1981.2 558.8 3098.8))
354 (outline (path signal 152.4 558.8 3098.8 -508 3098.8))
355 (outline (path signal 152.4 -508 5638.8 -508 4521.2))
356 (outline (path signal 152.4 -508 4521.2 558.8 4521.2))
357 (outline (path signal 152.4 558.8 4521.2 558.8 5638.8))
358 (outline (path signal 152.4 558.8 5638.8 -508 5638.8))
359 (outline (path signal 152.4 -508 8178.8 -508 7061.2))
360 (outline (path signal 152.4 -508 7061.2 558.8 7061.2))
361 (outline (path signal 152.4 558.8 7061.2 558.8 8178.8))
362 (outline (path signal 152.4 558.8 8178.8 -508 8178.8))
363 (outline (path signal 152.4 -508 10718.8 -508 9601.2))
364 (outline (path signal 152.4 -508 9601.2 558.8 9601.2))
365 (outline (path signal 152.4 558.8 9601.2 558.8 10718.8))
366 (outline (path signal 152.4 558.8 10718.8 -508 10718.8))
367 (outline (path signal 152.4 -508 13258.8 -508 12141.2))
368 (outline (path signal 152.4 -508 12141.2 558.8 12141.2))
369 (outline (path signal 152.4 558.8 12141.2 558.8 13258.8))
370 (outline (path signal 152.4 558.8 13258.8 -508 13258.8))
371 (outline (path signal 152.4 -508 15798.8 -508 14681.2))
372 (outline (path signal 152.4 -508 14681.2 558.8 14681.2))
373 (outline (path signal 152.4 558.8 14681.2 558.8 15798.8))
374 (outline (path signal 152.4 558.8 15798.8 -508 15798.8))
375 (outline (path signal 152.4 -508 18338.8 -508 17221.2))
376 (outline (path signal 152.4 -508 17221.2 558.8 17221.2))
377 (outline (path signal 152.4 558.8 17221.2 558.8 18338.8))
378 (outline (path signal 152.4 558.8 18338.8 -508 18338.8))
379 (outline (path signal 152.4 -7112 -965.2 -508 -965.2))
380 (outline (path signal 152.4 -508 -965.2 -508 18745.2))
381 (outline (path signal 152.4 -508 18745.2 -3505.2 18745.2))
382 (outline (path signal 152.4 -3505.2 18745.2 -4114.8 18745.2))
383 (outline (path signal 152.4 -4114.8 18745.2 -7112 18745.2))
384 (outline (path signal 152.4 -7112 18745.2 -7112 -965.2))
385 (pin Rect[A]Pad_1676.4x1676.4_um 1 -7620 17780)
386 (pin Round[A]Pad_1676.4_um 2 -7620 15240)
387 (pin Round[A]Pad_1676.4_um 3 -7620 12700)
388 (pin Round[A]Pad_1676.4_um 4 -7620 10160)
389 (pin Round[A]Pad_1676.4_um 5 -7620 7620)
390 (pin Round[A]Pad_1676.4_um 6 -7620 5080)
391 (pin Round[A]Pad_1676.4_um 7 -7620 2540)
392 (pin Round[A]Pad_1676.4_um 8 -7620 0)
393 (pin Round[A]Pad_1676.4_um 9 0 0)
394 (pin Round[A]Pad_1676.4_um 10 0 2540)
395 (pin Round[A]Pad_1676.4_um 11 0 5080)
396 (pin Round[A]Pad_1676.4_um 12 0 7620)
397 (pin Round[A]Pad_1676.4_um 13 0 10160)
398 (pin Round[A]Pad_1676.4_um 14 0 12700)
399 (pin Round[A]Pad_1676.4_um 15 0 15240)
400 (pin Round[A]Pad_1676.4_um 16 0 17780)
401 )
402 (image "digikey-footprints:PinHeader_2x6_P2.54mm_Vertical_SMD"
403 (outline (path signal 50 -7850 4325 7875 4325))
404 (outline (path signal 50 -7850 -4325 -7850 4325))
405 (outline (path signal 50 7875 4275 7875 -4325))
406 (outline (path signal 50 -7850 -4325 7850 -4325))
407 (outline (path signal 100 -7200 -3600 -7700 -3600))
408 (outline (path signal 100 -7700 -3600 -7700 -2200))
409 (outline (path signal 100 7200 -3600 7700 -3600))
410 (outline (path signal 100 7700 -3600 7700 -2500))
411 (outline (path signal 100 7200 3600 7700 3600))
412 (outline (path signal 100 7700 3600 7700 2400))
413 (outline (path signal 100 -7700 2200 -7700 2700))
414 (outline (path signal 100 -7700 2700 -7100 3300))
415 (outline (path signal 100 -7100 3300 -7100 3500))
416 (outline (path signal 100 -7625 -3500 -7600 2600))
417 (outline (path signal 100 7600 3500 -6700 3500))
418 (outline (path signal 100 -6700 3500 -7600 2600))
419 (outline (path signal 100 7620 3500 7620 -3500))
420 (outline (path signal 100 -7620 -3500 7620 -3500))
421 (pin Rect[T]Pad_1280x3680_um 1 -6350 2220)
422 (pin Rect[T]Pad_1280x3680_um 2 -3810 2220)
423 (pin Rect[T]Pad_1280x3680_um 3 -1270 2220)
424 (pin Rect[T]Pad_1280x3680_um 4 1270 2220)
425 (pin Rect[T]Pad_1280x3680_um 5 3810 2220)
426 (pin Rect[T]Pad_1280x3680_um 6 6350 2220)
427 (pin Rect[T]Pad_1280x3680_um 7 -6350 -2220)
428 (pin Rect[T]Pad_1280x3680_um 8 -3810 -2220)
429 (pin Rect[T]Pad_1280x3680_um 9 -1270 -2220)
430 (pin Rect[T]Pad_1280x3680_um 10 1270 -2220)
431 (pin Rect[T]Pad_1280x3680_um 11 3810 -2220)
432 (pin Rect[T]Pad_1280x3680_um 12 6350 -2220)
433 )
434 (padstack Round[A]Pad_1676.4_um
435 (shape (circle F.Cu 1676.4))
436 (shape (circle In1.Cu 1676.4))
437 (shape (circle In2.Cu 1676.4))
438 (shape (circle B.Cu 1676.4))
439 (attach off)
440 )
441 (padstack Oval[A]Pad_1727.2x1727.2_um
442 (shape (path F.Cu 1727.2 0 0 0 0))
443 (shape (path In1.Cu 1727.2 0 0 0 0))
444 (shape (path In2.Cu 1727.2 0 0 0 0))
445 (shape (path B.Cu 1727.2 0 0 0 0))
446 (attach off)
447 )
448 (padstack Rect[T]Pad_1280x3680_um
449 (shape (rect F.Cu -640 -1840 640 1840))
450 (attach off)
451 )
452 (padstack Rect[A]Pad_1676.4x1676.4_um
453 (shape (rect F.Cu -838.2 -838.2 838.2 838.2))
454 (shape (rect In1.Cu -838.2 -838.2 838.2 838.2))
455 (shape (rect In2.Cu -838.2 -838.2 838.2 838.2))
456 (shape (rect B.Cu -838.2 -838.2 838.2 838.2))
457 (attach off)
458 )
459 (padstack Rect[A]Pad_1727.2x1727.2_um
460 (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
461 (shape (rect In1.Cu -863.6 -863.6 863.6 863.6))
462 (shape (rect In2.Cu -863.6 -863.6 863.6 863.6))
463 (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
464 (attach off)
465 )
466 (padstack "Via[0-3]_600:400_um"
467 (shape (circle F.Cu 600))
468 (shape (circle In1.Cu 600))
469 (shape (circle In2.Cu 600))
470 (shape (circle B.Cu 600))
471 (attach off)
472 )
473 )
474 (network
475 (net "Net-(P8-Pad3)"
476 (pins P8-3)
477 )
478 (net "Net-(P8-Pad6)"
479 (pins P8-6)
480 )
481 (net "Net-(P8-Pad7)"
482 (pins P8-7)
483 )
484 (net "Net-(P8-Pad8)"
485 (pins P8-8)
486 )
487 (net "Net-(P8-Pad9)"
488 (pins P8-9)
489 )
490 (net "Net-(P8-Pad10)"
491 (pins P8-10)
492 )
493 (net "Net-(P8-Pad12)"
494 (pins P8-12)
495 )
496 (net "Net-(P8-Pad13)"
497 (pins P8-13)
498 )
499 (net "Net-(P8-Pad14)"
500 (pins P8-14)
501 )
502 (net "Net-(P8-Pad16)"
503 (pins P8-16)
504 )
505 (net "Net-(P8-Pad18)"
506 (pins P8-18)
507 )
508 (net "Net-(P8-Pad19)"
509 (pins P8-19)
510 )
511 (net "Net-(P8-Pad20)"
512 (pins P8-20)
513 )
514 (net "Net-(P8-Pad21)"
515 (pins P8-21)
516 )
517 (net "Net-(P8-Pad22)"
518 (pins P8-22)
519 )
520 (net "Net-(P8-Pad23)"
521 (pins P8-23)
522 )
523 (net "Net-(P8-Pad24)"
524 (pins P8-24)
525 )
526 (net "Net-(P8-Pad25)"
527 (pins P8-25)
528 )
529 (net "Net-(P8-Pad26)"
530 (pins P8-26)
531 )
532 (net "Net-(P8-Pad27)"
533 (pins P8-27)
534 )
535 (net "Net-(P8-Pad28)"
536 (pins P8-28)
537 )
538 (net "Net-(P8-Pad29)"
539 (pins P8-29)
540 )
541 (net "Net-(P8-Pad30)"
542 (pins P8-30)
543 )
544 (net "Net-(P8-Pad31)"
545 (pins P8-31)
546 )
547 (net "Net-(P8-Pad32)"
548 (pins P8-32)
549 )
550 (net "Net-(P8-Pad33)"
551 (pins P8-33)
552 )
553 (net "Net-(P8-Pad34)"
554 (pins P8-34)
555 )
556 (net "Net-(P8-Pad35)"
557 (pins P8-35)
558 )
559 (net "Net-(P8-Pad36)"
560 (pins P8-36)
561 )
562 (net "Net-(P8-Pad37)"
563 (pins P8-37)
564 )
565 (net "Net-(P8-Pad38)"
566 (pins P8-38)
567 )
568 (net "Net-(P8-Pad39)"
569 (pins P8-39)
570 )
571 (net "Net-(P8-Pad40)"
572 (pins P8-40)
573 )
574 (net "Net-(P8-Pad41)"
575 (pins P8-41)
576 )
577 (net "Net-(P8-Pad42)"
578 (pins P8-42)
579 )
580 (net "Net-(P8-Pad43)"
581 (pins P8-43)
582 )
583 (net "Net-(P8-Pad44)"
584 (pins P8-44)
585 )
586 (net "Net-(P8-Pad45)"
587 (pins P8-45)
588 )
589 (net "Net-(P8-Pad46)"
590 (pins P8-46)
591 )
592 (net "Net-(P9-Pad11)"
593 (pins P9-11)
594 )
595 (net "Net-(P9-Pad12)"
596 (pins P9-12)
597 )
598 (net "Net-(P9-Pad13)"
599 (pins P9-13)
600 )
601 (net "Net-(P9-Pad14)"
602 (pins P9-14)
603 )
604 (net "Net-(P9-Pad15)"
605 (pins P9-15)
606 )
607 (net "Net-(P9-Pad16)"
608 (pins P9-16)
609 )
610 (net "Net-(P9-Pad17)"
611 (pins P9-17)
612 )
613 (net "Net-(P9-Pad18)"
614 (pins P9-18)
615 )
616 (net "Net-(P9-Pad19)"
617 (pins P9-19)
618 )
619 (net "Net-(P9-Pad20)"
620 (pins P9-20)
621 )
622 (net "Net-(P9-Pad21)"
623 (pins P9-21)
624 )
625 (net "Net-(P9-Pad22)"
626 (pins P9-22)
627 )
628 (net "Net-(P9-Pad23)"
629 (pins P9-23)
630 )
631 (net "Net-(P9-Pad24)"
632 (pins P9-24)
633 )
634 (net "Net-(P9-Pad25)"
635 (pins P9-25)
636 )
637 (net "Net-(P9-Pad26)"
638 (pins P9-26)
639 )
640 (net "Net-(P9-Pad27)"
641 (pins P9-27)
642 )
643 (net "Net-(P9-Pad28)"
644 (pins P9-28)
645 )
646 (net "Net-(P9-Pad29)"
647 (pins P9-29)
648 )
649 (net "Net-(P9-Pad30)"
650 (pins P9-30)
651 )
652 (net "Net-(P9-Pad31)"
653 (pins P9-31)
654 )
655 (net "Net-(P9-Pad33)"
656 (pins P9-33)
657 )
658 (net "Net-(P9-Pad35)"
659 (pins P9-35)
660 )
661 (net "Net-(P9-Pad36)"
662 (pins P9-36)
663 )
664 (net "Net-(P9-Pad37)"
665 (pins P9-37)
666 )
667 (net "Net-(P9-Pad38)"
668 (pins P9-38)
669 )
670 (net "Net-(P9-Pad39)"
671 (pins P9-39)
672 )
673 (net "Net-(P9-Pad40)"
674 (pins P9-40)
675 )
676 (net "Net-(P9-Pad41)"
677 (pins P9-41)
678 )
679 (net "Net-(P9-Pad42)"
680 (pins P9-42)
681 )
682 (net PWR_BUT
683 (pins P9-9)
684 )
685 (net SYS_RESETN
686 (pins P9-10)
687 )
688 (net VDD_ADC
689 (pins P9-32)
690 )
691 (net GNDA_ADC
692 (pins P9-34)
693 )
694 (net "Net-(U1-Pad4)"
695 (pins U1-4)
696 )
697 (net "Net-(U1-Pad5)"
698 (pins U1-5)
699 )
700 (net "Net-(U1-Pad6)"
701 (pins U1-6)
702 )
703 (net "Net-(U1-Pad7)"
704 (pins U1-7)
705 )
706 (net "Net-(U1-Pad9)"
707 (pins U1-9)
708 )
709 (net "Net-(U1-Pad10)"
710 (pins U1-10)
711 )
712 (net "Net-(U1-Pad11)"
713 (pins U1-11)
714 )
715 (net "Net-(U1-Pad12)"
716 (pins U1-12)
717 )
718 (net "Net-(U1-Pad14)"
719 (pins U1-14)
720 )
721 (net "Net-(U1-Pad15)"
722 (pins U1-15)
723 )
724 (net "Net-(U2-Pad15)"
725 (pins U2-15)
726 )
727 (net "Net-(U2-Pad14)"
728 (pins U2-14)
729 )
730 (net "Net-(U2-Pad12)"
731 (pins U2-12)
732 )
733 (net "Net-(U2-Pad11)"
734 (pins U2-11)
735 )
736 (net /d1
737 (pins J1-1)
738 )
739 (net /d2
740 (pins J1-2)
741 )
742 (net /d3
743 (pins J1-3)
744 )
745 (net /d4
746 (pins J1-4)
747 )
748 (net /d5
749 (pins J1-5)
750 )
751 (net /d6
752 (pins J1-6)
753 )
754 (net /d7
755 (pins J1-7)
756 )
757 (net /d8
758 (pins J1-8)
759 )
760 (net "Net-(J1-Pad9)"
761 (pins J1-9)
762 )
763 (net "Net-(J1-Pad10)"
764 (pins J1-10)
765 )
766 (net "Net-(J1-Pad11)"
767 (pins J1-11)
768 )
769 (net "Net-(J1-Pad12)"
770 (pins J1-12)
771 )
772 (net SR1_CLR
773 (pins P8-17 U2-9)
774 )
775 (net SR1_SHLD
776 (pins P8-15 U2-7)
777 )
778 (net SR1_CLK
779 (pins P8-11 U2-3)
780 )
781 (net SR1_CLKINH
782 (pins P8-5 U2-5)
783 )
784 (net SR1_QH_T
785 (pins P8-4 U1-2)
786 )
787 (net PGND
788 (pins P8-2 P8-1 P9-46 P9-45 P9-44 P9-43 P9-2 P9-1 U1-8 U1-13 U2-13 U2-8 U3-1
789 U3-8)
790 )
791 (net 5v
792 (pins P9-8 P9-7 P9-6 P9-5 U1-1 U2-16 U3-16)
793 )
794 (net BB3.3
795 (pins P9-4 P9-3 U1-16 U2-1)
796 )
797 (net SR1_QH
798 (pins U1-3 U3-13)
799 )
800 (net SR1_CLR_T
801 (pins U2-10 U3-9)
802 )
803 (net SR1_SHLD_T
804 (pins U2-6 U3-15)
805 )
806 (net SR1_CLKINH_T
807 (pins U2-4 U3-6)
808 )
809 (net SR1_CLK_T
810 (pins U2-2 U3-7)
811 )
812 (net /p8
813 (pins U3-14)
814 )
815 (net /p7
816 (pins U3-12)
817 )
818 (net /p6
819 (pins U3-11)
820 )
821 (net /p5
822 (pins U3-10)
823 )
824 (net /p4
825 (pins U3-5)
826 )
827 (net /p3
828 (pins U3-4)
829 )
830 (net /p2
831 (pins U3-3)
832 )
833 (net /p1
834 (pins U3-2)
835 )
836 (class kicad_default "" +3V3 +5V /GPIO0_27_SR_CLR /GPIO1_13_SR_CLK /GPIO1_15_SR_SHLD
837 /GPIO1_2_SR_CLKINH /GPIO1_7_SR_QH /d1 /d2 /d3 /d4 /d5 /d6 /d7 /d8 /p1
838 /p2 /p3 /p4 /p5 /p6 /p7 /p8 5v BB3.3 GNDA_ADC GNDD "Net-(J1-Pad10)"
839 "Net-(J1-Pad11)" "Net-(J1-Pad12)" "Net-(J1-Pad9)" "Net-(P8-Pad10)" "Net-(P8-Pad12)"
840 "Net-(P8-Pad13)" "Net-(P8-Pad14)" "Net-(P8-Pad16)" "Net-(P8-Pad18)"
841 "Net-(P8-Pad19)" "Net-(P8-Pad20)" "Net-(P8-Pad21)" "Net-(P8-Pad22)"
842 "Net-(P8-Pad23)" "Net-(P8-Pad24)" "Net-(P8-Pad25)" "Net-(P8-Pad26)"
843 "Net-(P8-Pad27)" "Net-(P8-Pad28)" "Net-(P8-Pad29)" "Net-(P8-Pad3)" "Net-(P8-Pad30)"
844 "Net-(P8-Pad31)" "Net-(P8-Pad32)" "Net-(P8-Pad33)" "Net-(P8-Pad34)"
845 "Net-(P8-Pad35)" "Net-(P8-Pad36)" "Net-(P8-Pad37)" "Net-(P8-Pad38)"
846 "Net-(P8-Pad39)" "Net-(P8-Pad40)" "Net-(P8-Pad41)" "Net-(P8-Pad42)"
847 "Net-(P8-Pad43)" "Net-(P8-Pad44)" "Net-(P8-Pad45)" "Net-(P8-Pad46)"
848 "Net-(P8-Pad6)" "Net-(P8-Pad7)" "Net-(P8-Pad8)" "Net-(P8-Pad9)" "Net-(P9-Pad11)"
849 "Net-(P9-Pad12)" "Net-(P9-Pad13)" "Net-(P9-Pad14)" "Net-(P9-Pad15)"
850 "Net-(P9-Pad16)" "Net-(P9-Pad17)" "Net-(P9-Pad18)" "Net-(P9-Pad19)"
851 "Net-(P9-Pad20)" "Net-(P9-Pad21)" "Net-(P9-Pad22)" "Net-(P9-Pad23)"
852 "Net-(P9-Pad24)" "Net-(P9-Pad25)" "Net-(P9-Pad26)" "Net-(P9-Pad27)"
853 "Net-(P9-Pad28)" "Net-(P9-Pad29)" "Net-(P9-Pad30)" "Net-(P9-Pad31)"
854 "Net-(P9-Pad33)" "Net-(P9-Pad35)" "Net-(P9-Pad36)" "Net-(P9-Pad37)"
855 "Net-(P9-Pad38)" "Net-(P9-Pad39)" "Net-(P9-Pad40)" "Net-(P9-Pad41)"
856 "Net-(P9-Pad42)" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)"
857 "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad5)"
858 "Net-(U1-Pad6)" "Net-(U1-Pad7)" "Net-(U1-Pad9)" "Net-(U2-Pad10)" "Net-(U2-Pad11)"
859 "Net-(U2-Pad12)" "Net-(U2-Pad14)" "Net-(U2-Pad15)" "Net-(U2-Pad2)" "Net-(U2-Pad4)"
860 "Net-(U2-Pad6)" "Net-(U3-Pad10)" "Net-(U3-Pad11)" "Net-(U3-Pad12)" "Net-(U3-Pad14)"
861 "Net-(U3-Pad2)" "Net-(U3-Pad3)" "Net-(U3-Pad4)" "Net-(U3-Pad5)" PGND
862 PWR_BUT SR1_CLK SR1_CLKINH SR1_CLKINH_T SR1_CLK_T SR1_CLR SR1_CLR_T
863 SR1_QH SR1_QH_T SR1_SHLD SR1_SHLD_T SYS_RESETN VDD_ADC
864 (circuit
865 (use_via Via[0-3]_600:400_um)
866 )
867 (rule
868 (width 250)
869 (clearance 200.1)
870 )
871 )
872 )
873 (wiring
874 )
875 )